

IN THE CLAIMS

Please amend the claims as follows.

For the Examiner's convenience, a list of all claims is included below.

- Sub
C₁ →
- B1
1. (Currently amended) A method for multiple memory aliasing for a configurable system-on-a-chip, the configurable system on a chip integrating at least a central processing unit, an internal system bus, and a programmable logic, on a single integrated circuit device, the method comprising:
 - executing code from a read-only memory (ROM) internal memory, said ROM internal memory having an alias;
 - searching for a valid secondary initialization routine;
 - locating a configuration program in the ROM internal memory;
 - disabling the ROM internal memory alias; and
 - jumping to the secondary initialization routine located in a FLASH external memory.
 2. (Original) The method of claim 1 further comprising:
 - configuring the system-on-a-chip using the secondary initialization routine located in the FLASH external memory.
 3. (Original) The method of claim 2 further comprising:
 - resetting a central processing unit of the system-on-a-chip.
 4. (Original) The method of claim 3 further comprising:
 - executing code starting with the bottom of the ROM internal memory.

5. (Original) The method of claim 1, wherein the FLASH external memory has an external alias, the method further comprising:

selectively programming the alias of the ROM internal memory;

selectively programming the external alias of the FLASH external memory; and

programming the priority of the alias and the external alias.

B1
6. (Currently amended) An apparatus for multiple memory aliasing for a configurable system-on-a-chip, the configurable system on a chip integrating at least a central processing unit, an internal system bus, and a programmable logic, on a single integrated circuit device, the method comprising:

means for executing code from an internal memory, said internal memory having an alias;

means for searching for a valid secondary initialization routine;

means for locating a configuration program in the internal memory;

means for disabling the ~~external~~ internal memory alias; and

means for jumping to the secondary initialization routine.

7. (Original) The apparatus of claim 6 further comprising:

means for configuring the system-on-a-chip using the secondary initialization routine.

8. (Original) The apparatus of claim 7 further comprising:

means for resetting a central processing unit of the system-on-a-chip.

9. (Original) The apparatus of claim 8 further comprising:
means for executing code starting with the bottom of the internal memory.
10. (Original) The apparatus of claim 9 further comprising:
means for setting up an application program for the system-on-a-chip from the internal memory.
11. (Currently Amended) A computer readable medium having instructions which, when executed by a processing system, cause the system to perform a method for multiple memory aliasing for a configurable system-on-a-chip, the configurable system on a chip integrating at least a central processing unit, an internal system bus, and a programmable logic, on a single integrated circuit device, the method comprising:
executing code from an internal memory, said internal memory having an alias;
searching for a valid secondary initialization routine;
locating a configuration program in the internal memory;
disabling the internal memory alias; and
jumping to the secondary initialization routine.
12. (Original) The medium of claim 11, wherein the executed instructions further cause the system to:
configure the system-on-a-chip using the secondary initialization routine.

13. (Original) The medium of claim 12, wherein the executed instructions further cause the system to:

reset a central processing unit of the system-on-a-chip.

14. (Original) The medium of claim 13, wherein the executed instructions further cause the system to:

execute code starting with the bottom of the internal memory.

15. (Original) The medium of claim 14, wherein the executed instructions further cause the system to:

set up an application program for the system-on-a-chip from the internal memory.